Course Title	Computer ar	nd Network Archite	<mark>cture l</mark>				
Course Code	CSC202						
Course Type	Compulsory						
Level	BSc/1st Cycle						
Year / Semester	2 nd /3rd						
Teacher's Name	Prof. George Dekoulis						
ECTS	7.5	Lectures / week	<mark>3 hours</mark>	Laboratories / week	2 hours		
Course Purpose and Objectives	To introduce	computing students	to computer	architecture and o	rganization.		
Learning	By the end of this course students should:						
Outcomes	 Explain the architecture and flow of information in the Von Neumann machine 						
	 Use digital circuits to design the basic units of a CPU, including buses, register files, ALU and control unit. Describe the operation and characteristics of main memory and bulk storage, design memory modules using RAM and ROM devices, and explain the function and design of memory hierarchy including caches and virtual memory. Describe the operation and characteristics of main memory and bulk storage, design memory modules using RAM and ROM devices, and explain the function and design of memory hierarchy including caches and virtual memory. 						
	 explain the function and design of memory hierarchy including caches and virtual memory. Describe the operation and characteristics of input/output peripheral devices and explain how data is transferred from/to peripheral devices using handshaking, polling, interrupts and DMA. Implement the basic units of a CPU using VHDL, simulate them, download them on FPGA boards and test their operation. 						
Prerequisites	CSC107	Requ					
Course Content	 Introduction to computer architecture: Hardware level of a computer instruction cycle, flow of information at the register level. Relation between machine language, assembly language and high level languages. Registers: Internal structure of registers, register transfer operations ar micro-operations. Multiplexer and bus-based transfers in multiple register systems. Sequencing and control: Algorithmic state machines, ASM charts, ar 						
	timing considerations. Control unit implementation, hardwired control and microprogrammed control.						
	circuits. C	ign basics: Datap Control signals and c n formats and instruc	ontrol words	. Instruction Set A			

	 High speed permanent connection using cable technology. <u>Web Supported Learning:</u> All the teaching material and the Lecturer's presentations are uploaded on the electronic learning platform of the college as a supporting studying tool. <u>Guest Speakers / Visits:</u> External visits to agencies or relevant industry/subject related organizations are arranged. Guest speakers that are 						
	industry/subject related organizations are arranged. Guest speakers that are experts in their field are invited to address the students. Students are also encouraged to visit industry players and familiarize themselves with the						
	industry/subject related organizations are arranged. Guest speakers that are experts in their field are invited to address the students. Students are also encouraged to visit industry players and familiarize themselves with the profession they have chosen. <u>Teaching Methods:</u> Lectures, presentations, videos, problem and case study discussion, discussion on relevant articles, independent and private study, preparation of projects, fieldwork and group work.						
Bibliography	 industry/subject related organizations are arranged. Guest speakers that are experts in their field are invited to address the students. Students are also encouraged to visit industry players and familiarize themselves with the profession they have chosen. <u>Teaching Methods:</u> Lectures, presentations, videos, problem and case study discussion, discussion on relevant articles, independent and private study, preparation of projects, fieldwork and group work. Required Bibliography: 						
Bibliography	industry/subject related organizations are arranged. Guest speakers that are experts in their field are invited to address the students. Students are also encouraged to visit industry players and familiarize themselves with the profession they have chosen. <u>Teaching Methods:</u> Lectures, presentations, videos, problem and case study discussion, discussion on relevant articles, independent and private study, preparation of projects, fieldwork and group work.						

	3 George Dekoulis	Laboratory Manual	AUCY 2020	<mark>1</mark>	-
R	ecommended	Further Bibliography:			
	Author(s)	Title	Publisher/Year	Edition	ISBN
	1 M. Mano	Logic and Computer Design Fundamentals	Pearson International / 2015	5th	978- 1292096 070
	2 Richard E. Haskell and Darrin M. Hanna	Introduction to Digital Design Using Digilent FPGA Boards	LBE Books/2019	<mark>1st</mark>	<mark>978-</mark> 0980133 769
	3 Sanjay Churiwala	Designing with Xilinx® FPGAs: Using Vivado	Springer/2017	<mark>1st</mark>	978-3- 319- 42437-8
	4 Richard E. Haskell and Darrin M. Hanna	Digital Design Using Digilent FPGA Boards: VHDL / Vivado Edition	LBE Books/2019	<mark>1st</mark>	978- 0982497 081
	5 Andrzej J. Gapinski	Digital Electronics with DIGILENT BASYS 2 & 3 FPGA Boards: Implementation of Combinational and Sequential Logic Circuits using Digilent BASYS 2 & BASYS 3 Boards with Xilinx FPGAs	LAP/2018	<mark>1st</mark>	978- 6139929 764
Assessment	he final course	grade is made up of: 40%			
F M a		on marks constitute (ations and assignmer 1,			

	The Midterm examinations are based on material covered during a given				
	period and are set towards the end of November in the case of Fall semesters,				
	the end of March in the case of Spring semesters, and the end of July in the				
	case of summer sessions.				
	The second states where the second states are stated as the second state of the second states are stated as the				
	These take place during lesson time and take no more than two study periods				
	to complete.				
	Final examinations are based on material covered throughout the semester.				
	The dates for these are set down on the academic calendar. The Final				
	Examinations have duration of three hours for Diplomas, Bachelor Degrees				
	and Master Degrees.				
	Final examination marks are combined with the marks from the Midterm				
	examinations, participation and assignments (when applicable) to produce				
	the final mark for the semester.				
Language	ENGLISH				