

Course Title	Computer and Network Architecture I				
Course Code	CSC202				
Course Type	Compulsory				
Level	BSc/1st Cycle				
Year / Semester	2nd /3rd				
Teacher's Name	Prof. George Dekoulis				
ECTS	7.5	Lectures / week	3 hours	Laboratories / week	2 hours
Course Purpose and Objectives	To introduce computing students to computer architecture and organization.				
Learning Outcomes	<p>By the end of this course students should:</p> <ul style="list-style-type: none"> Explain the architecture and flow of information in the Von Neumann machine Use digital circuits to design the basic units of a CPU, including buses, register files, ALU and control unit. Describe the operation and characteristics of main memory and bulk storage, design memory modules using RAM and ROM devices, and explain the function and design of memory hierarchy including caches and virtual memory. Describe the operation and characteristics of main memory and bulk storage, design memory modules using RAM and ROM devices, and explain the function and design of memory hierarchy including caches and virtual memory. Describe the operation and characteristics of input/output peripheral devices and explain how data is transferred from/to peripheral devices using handshaking, polling, interrupts and DMA. Implement the basic units of a CPU using VHDL, simulate them, download them on FPGA boards and test their operation. 				
Prerequisites	CSC107	Required			
Course Content	<ul style="list-style-type: none"> Introduction to computer architecture: Hardware level of a computer, instruction cycle, flow of information at the register level. Relation between machine language, assembly language and high level languages. Registers: Internal structure of registers, register transfer operations and micro-operations. Multiplexer and bus-based transfers in multiple register systems. Sequencing and control: Algorithmic state machines, ASM charts, and timing considerations. Control unit implementation, hardwired control and microprogrammed control. CPU design basics: Datapaths, register files, ALU, shift and rotate circuits. Control signals and control words. Instruction Set Architectures, instruction formats and instruction decoding. 				

	<ul style="list-style-type: none"> • Memory basics: Internal structure of semiconductor memory devices, signals and basic characteristics. Types of memory devices, ROM (masked, programmable, flash) and RAM (dynamic and static). Memory expansion, memory address map. • Memory organization: Memory hierarchy, auxiliary memory, main memory, and cache. Main memory speed characteristics and the locality principle. Cache memory organization, replacement and write policies. • Input/Output organization: Overview of peripheral devices, interfacing and synchronization. Synchronous and asynchronous buses. Handshaking, polling, interrupts and Direct Memory Access. Isolated I/O and memory mapped I/O. • Laboratory Work: Individual or small group experiments performed with the use of common FPGA boards and VHDL. Experiments include the design and analysis of the basic units of a typical CPU such as register files, ALUs and control circuits. 																		
Teaching Methodology	<p><u>In the Classroom:</u> Lecturers make use of whiteboards, flipcharts, overhead projector, video material and power point presentations. Students are supplied with handouts on extra or relevant material. One Personal Computer Labs equipped with Multimedia PCs of the latest technology with the required software, scanners, printers and LCD-Projectors, satisfy the classes' requirements. All PCs are connected to the Internet, through a Broad Band High speed permanent connection using cable technology.</p> <p><u>Web Supported Learning:</u> All the teaching material and the Lecturer's presentations are uploaded on the electronic learning platform of the college as a supporting studying tool.</p> <p><u>Guest Speakers / Visits:</u> External visits to agencies or relevant industry/subject related organizations are arranged. Guest speakers that are experts in their field are invited to address the students. Students are also encouraged to visit industry players and familiarize themselves with the profession they have chosen.</p> <p><u>Teaching Methods:</u> Lectures, presentations, videos, problem and case study discussion, discussion on relevant articles, independent and private study, preparation of projects, fieldwork and group work.</p>																		
Bibliography	<p>Required Bibliography:</p> <table border="1" data-bbox="472 1491 1471 2007"> <thead> <tr> <th></th> <th>Author(s)</th> <th>Title</th> <th>Publisher/Year</th> <th>Edition</th> <th>ISBN</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>David A Patterson and John L Hennessy</td> <td>Computer Organization and Design MIPS Edition: The Hardware / Software Interface</td> <td>Morgan Kaufmann Publishers / 2020</td> <td>6th</td> <td>978-0128201091</td> </tr> <tr> <td>2</td> <td>Brock J. LaMeres</td> <td>Introduction to Logic Circuits & Logic Design with VHDL</td> <td>Springer/2019</td> <td>2nd</td> <td>978-3-030-12489-2</td> </tr> </tbody> </table>		Author(s)	Title	Publisher/Year	Edition	ISBN	1	David A Patterson and John L Hennessy	Computer Organization and Design MIPS Edition: The Hardware / Software Interface	Morgan Kaufmann Publishers / 2020	6th	978-0128201091	2	Brock J. LaMeres	Introduction to Logic Circuits & Logic Design with VHDL	Springer/2019	2nd	978-3-030-12489-2
	Author(s)	Title	Publisher/Year	Edition	ISBN														
1	David A Patterson and John L Hennessy	Computer Organization and Design MIPS Edition: The Hardware / Software Interface	Morgan Kaufmann Publishers / 2020	6th	978-0128201091														
2	Brock J. LaMeres	Introduction to Logic Circuits & Logic Design with VHDL	Springer/2019	2nd	978-3-030-12489-2														

	3	George Dekoulis	Laboratory Manual	AUCY 2020	1	-																																				
Recommended Further Bibliography:																																										
<table border="1"> <thead> <tr> <th data-bbox="475 398 512 443"></th> <th data-bbox="520 398 699 443">Author(s)</th> <th data-bbox="707 398 963 443">Title</th> <th data-bbox="971 398 1193 443">Publisher/Year</th> <th data-bbox="1201 398 1326 443">Edition</th> <th data-bbox="1334 398 1479 443">ISBN</th> </tr> </thead> <tbody> <tr> <td data-bbox="475 454 512 611">1</td> <td data-bbox="520 454 699 611">M. Mano</td> <td data-bbox="707 454 963 611">Logic and Computer Design Fundamentals</td> <td data-bbox="971 454 1193 611">Pearson International / 2015</td> <td data-bbox="1201 454 1326 611">5th</td> <td data-bbox="1334 454 1479 611">978-1292096070</td> </tr> <tr> <td data-bbox="475 622 512 779">2</td> <td data-bbox="520 622 699 779">Richard E. Haskell and Darrin M. Hanna</td> <td data-bbox="707 622 963 779">Introduction to Digital Design Using Digilent FPGA Boards</td> <td data-bbox="971 622 1193 779">LBE Books/2019</td> <td data-bbox="1201 622 1326 779">1st</td> <td data-bbox="1334 622 1479 779">978-0980133769</td> </tr> <tr> <td data-bbox="475 790 512 891">3</td> <td data-bbox="520 790 699 891">Sanjay Churiwala</td> <td data-bbox="707 790 963 891">Designing with Xilinx® FPGAs: Using Vivado</td> <td data-bbox="971 790 1193 891">Springer/2017</td> <td data-bbox="1201 790 1326 891">1st</td> <td data-bbox="1334 790 1479 891">978-3-319-42437-8</td> </tr> <tr> <td data-bbox="475 902 512 1093">4</td> <td data-bbox="520 902 699 1093">Richard E. Haskell and Darrin M. Hanna</td> <td data-bbox="707 902 963 1093">Digital Design Using Digilent FPGA Boards: VHDL / Vivado Edition</td> <td data-bbox="971 902 1193 1093">LBE Books/2019</td> <td data-bbox="1201 902 1326 1093">1st</td> <td data-bbox="1334 902 1479 1093">978-0982497081</td> </tr> <tr> <td data-bbox="475 1104 512 1568">5</td> <td data-bbox="520 1104 699 1568">Andrzej J. Gapinski</td> <td data-bbox="707 1104 963 1568">Digital Electronics with DIGILENT BASYS 2 & 3 FPGA Boards: Implementation of Combinational and Sequential Logic Circuits using Digilent BASYS 2 & BASYS 3 Boards with Xilinx FPGAs</td> <td data-bbox="971 1104 1193 1568">LAP/2018</td> <td data-bbox="1201 1104 1326 1568">1st</td> <td data-bbox="1334 1104 1479 1568">978-6139929764</td> </tr> </tbody> </table>								Author(s)	Title	Publisher/Year	Edition	ISBN	1	M. Mano	Logic and Computer Design Fundamentals	Pearson International / 2015	5th	978-1292096070	2	Richard E. Haskell and Darrin M. Hanna	Introduction to Digital Design Using Digilent FPGA Boards	LBE Books/2019	1st	978-0980133769	3	Sanjay Churiwala	Designing with Xilinx® FPGAs: Using Vivado	Springer/2017	1st	978-3-319-42437-8	4	Richard E. Haskell and Darrin M. Hanna	Digital Design Using Digilent FPGA Boards: VHDL / Vivado Edition	LBE Books/2019	1st	978-0982497081	5	Andrzej J. Gapinski	Digital Electronics with DIGILENT BASYS 2 & 3 FPGA Boards: Implementation of Combinational and Sequential Logic Circuits using Digilent BASYS 2 & BASYS 3 Boards with Xilinx FPGAs	LAP/2018	1st	978-6139929764
	Author(s)	Title	Publisher/Year	Edition	ISBN																																					
1	M. Mano	Logic and Computer Design Fundamentals	Pearson International / 2015	5th	978-1292096070																																					
2	Richard E. Haskell and Darrin M. Hanna	Introduction to Digital Design Using Digilent FPGA Boards	LBE Books/2019	1st	978-0980133769																																					
3	Sanjay Churiwala	Designing with Xilinx® FPGAs: Using Vivado	Springer/2017	1st	978-3-319-42437-8																																					
4	Richard E. Haskell and Darrin M. Hanna	Digital Design Using Digilent FPGA Boards: VHDL / Vivado Edition	LBE Books/2019	1st	978-0982497081																																					
5	Andrzej J. Gapinski	Digital Electronics with DIGILENT BASYS 2 & 3 FPGA Boards: Implementation of Combinational and Sequential Logic Circuits using Digilent BASYS 2 & BASYS 3 Boards with Xilinx FPGAs	LAP/2018	1st	978-6139929764																																					
Assessment	<p>The final course grade is made up of:</p> <p>Coursework 40%</p> <p>Final Examination 60%</p> <p>Final Examination marks constitute 60% of the final semester mark, while Midterm Examinations and assignments (when applicable) constitute the 40% and participation,</p> <p>The pass mark is set at 50%.</p>																																									

	<p>The Midterm examinations are based on material covered during a given period and are set towards the end of November in the case of Fall semesters, the end of March in the case of Spring semesters, and the end of July in the case of summer sessions.</p> <p>These take place during lesson time and take no more than two study periods to complete.</p> <p>Final examinations are based on material covered throughout the semester. The dates for these are set down on the academic calendar. The Final Examinations have duration of three hours for Diplomas, Bachelor Degrees and Master Degrees.</p> <p>Final examination marks are combined with the marks from the Midterm examinations, participation and assignments (when applicable) to produce the final mark for the semester.</p>
Language	ENGLISH